Weekend Special 70% Discount Offer - Ends in 0d 00h 00m 00s - Coupon code: Board70

EN0-001 Exam Dumps - ARM AAE Questions and Answers

Question # 24

When the software floating point emulation library is used, how will the parameters be passed to the following function?

void foo(float f1, float f2, float f3, float f4);

Options:

A.

On the stack

B.

In registers s0-s3

C.

In registers d0-d3

D.

In registers r0-r3

Buy Now
Question # 25

Why does Device memory prohibit speculative accesses?

Options:

A.

Speculative accesses might waste energy

B.

Speculative accesses might reduce performance

C.

Speculative accesses might cause unwanted cache coherency traffic

D.

Speculative accesses might cause undesired system state changes

Buy Now
Question # 26

When programming in C, how many bytes of stack are needed to pass parameters when calling the following function?

int foo( int arg_a, int arg_b, int arg_c )

Options:

A.

0

B.

4

C.

8

D.

12

Buy Now
Question # 27

Using a Generic Interrupt Controller (GIC), when the interrupt handler writes to the End of Interrupt Register (ICCEOIR), which of the following state transitions might occur for that interrupt ID?

Options:

A.

Inactive to Active

B.

Pending to Active

C.

Active to Inactive

D.

Active to Pending

Buy Now
Question # 28

Assuming a 4-core Cortex-A9 SMP system which does not use the Accelerator Coherency Port (ACP). and operates the L1 caches in writeback mode, in which of the following situations is a cache clean operation required?

Options:

A.

An external DMA engine modifies data in a region of data memory which is already cached by the processor

B.

An external agent needs to read data which has been modified by the processor in a cacheable memory region

C.

Debugger reads data from a shared, cacheable memory location

D.

One core modifies data in a shared cacheable memory region

Buy Now
Question # 29

Clicking the Start button in a debugger:

Options:

A.

Begins processor execution.

B.

Resets the processors.

C.

Erases existing breakpoints.

D.

Puts the processor(s) into debug state.

Buy Now
Question # 30

On an ARM processor that does not implement Security Extensions, which one of the following can be the starting address of the exception vector table?

Options:

A.

0xFFFFFFFF

B.

0xFFFFFFF0

C.

0xFFFF0000

D.

0x0000FFFF

Buy Now
Question # 31

What architecture does the ARM11 MPCore implement?

Options:

A.

ARMv6

B.

ARMv6K

C.

ARMv7-A

D.

ARMv7-A with the Multiprocessing Extensions

Buy Now
Question # 32

When a linker is removing unused sections during a static link (for example, -remove or -gc-sections), it finds the sections to keep by following all relocations starting from:

Options:

A.

The entry point(s).

B.

The function named 'main'.

C.

All local functions and variables.

D.

The reset vector.

Buy Now
Question # 33

Before execution:

R0=0xFFFFFFFF

R1 = ?

EOR R0, R0, R1

If R0=0x00000000 after executing the EOR instruction above, what was the value in R1 before the instruction executed?

Options:

A.

0x00000000

B.

0xFFFFFFFF

C.

0x11111111

D.

0xAAAAAAAA

Buy Now
Exam Code: EN0-001
Exam Name: ARM Accredited Engineer
Last Update: Feb 23, 2025
Questions: 210
EN0-001 pdf

EN0-001 PDF

$25.5  $84.99
EN0-001 Engine

EN0-001 Testing Engine

$28.5  $94.99
EN0-001 PDF + Engine

EN0-001 PDF + Testing Engine

$40.5  $134.99